Regviz

NXP Semiconductors /LPC408x_7x /UART4 /OSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/NeoM3/UART4/OSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RESERVED)RESERVED 0OSFRAC 0OSINT0FDINT0 (RESERVED)RESERVED

Description

Oversampling register. Controls the degree of oversampling during each bit time.

Fields

RESERVED

Reserved. Read value is undefined, only zero should be written.
OSFRAC

Fractional part of the oversampling ratio, in units of 1/8th of an input clock period. (001 = 0.125, …, 111 = 0.875)
OSINT

Integer part of the oversampling ratio, minus 1. The reset values equate to the normal operating mode of 16 input clocks per bit time.
FDINT

In smartcard mode, these bits act as a more-significant extension of the OSint field, allowing an oversampling ratio up to 2048 as required by ISO7816-3. In smartcard mode, bits 14:4 should initially be set to 371, yielding an oversampling ratio of 372.
RESERVED

Reserved. Read value is undefined, only zero should be written.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data